



# UNITED STATES PATENT AND TRADEMARK OFFICE

A-T  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,445	07/18/2003	Yasuo Yamagishi	030868	1112
23850	7590	01/10/2005	EXAMINER	
ARMSTRONG, KRATZ, QUINTOS, HANSON & BROOKS, LLP			HOLLINGTON, JERMELE M	
1725 K STREET, NW			ART UNIT	PAPER NUMBER
SUITE 1000				
WASHINGTON, DC 20006			2829	

DATE MAILED: 01/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/621,445	YAMAGISHI ET AL.
	Examiner Jermelle M. Hollington	Art Unit 2829

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 01 December 2004.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-31 is/are pending in the application.  
 4a) Of the above claim(s) 3,5,8,9 and 12-31 is/are withdrawn from consideration.  
 5) Claim(s) 10 and 11 is/are allowed.  
 6) Claim(s) 1,2,4 and 6-7 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>07/03, 07/04</u> .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	.6) <input type="checkbox"/> Other: _____

## **DETAILED ACTION**

### ***Election/Restrictions***

1. Applicant's election without traverse of claims 1-11 in the reply filed on Dec. 1, 2004 is acknowledged.

2. Claims 3, 5 and 8-9 withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species [see **Note** below], there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on Dec. 1, 2004.

[**Note:** claim 3 is withdrawn from consideration for the mere fact that the elected species of Fig. 3 does not include a capacitor formed on a silicon substrate. Claims 5 and 8-9 are withdrawn form consideration for the mere fact that the elected species of Fig. 3 does not include a capacitor formed on a support substrate and has a laminated structure form on the support structure.]

3. Claims 12-24 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on Dec. 1, 2004.

4. Claims 25-31 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in the reply filed on Dec. 1, 2004.

5. Applicants are reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the

application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

***Claim Objections***

6. Claim 7 is objected to because of the following informalities: in lines 3-4, "said first and second electrodes" should be change to --said upper and lower electrodes-- in order to avoid an insufficient antecedent basis for this limitation in the claim. Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

8. Claims 1-2 are rejected under 35 U.S.C. 102(b) as being anticipated by Horel et al (4862077).

Regarding claim 1, Horel et al disclose [see Fig. 2A] a probe card (probe card 30) for testing a semiconductor chip [not shown but see col. 1, lines 16-24], comprising: plurality of probes (spring load contact pins 61-63); build-up interconnection layer (probe card member 31) having a multilayer interconnection structure (first board 31a and second board 31b) therein, said build-up interconnection layer (31) carrying said plurality of probes (61-63) on a top surface thereof in electrical connection with said multilayer interconnection structure (31a and 31b); and a capacitor (electronic component E4) embedded resin insulation layer (adapter ring 33) constituting said build-up interconnection layer (31) in electrical connection with one of said

Art Unit: 2829

probes (61-63) via said multilayer interconnection structure (31a and 31b), said multilayer interconnection structure (31a and 31b) including an inner via-contact (contact holes 51-54) in the vicinity of said probe (61-63).

Regarding claim 2, Horel et al disclose said capacitor (E4) has a thickness generally equal to or less than a thickness of said resin insulation layer (33) [see Fig. 2A].

***Claim Rejections - 35 USC § 103***

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

11. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horel et al (4862077).

Regarding claim 4, Horel et al disclose said capacitor (E4) is formed in said build-up interconnection layer (31) [via adapter ring 33]. However, they do not disclose the capacitor is right underneath one of said probes. It is well known to make capacitor right underneath one of

the probes where needed (see MPEP 2144.04; *In re Japikse*, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950)). It would have been obvious to one or ordinary skill in the art at the time of the invention to make the capacitor to be right underneath one of the probes since the rearrangement of the capacitor would be matter of design choice to each individual user and also it would not have modified the operation of the device.

12. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horel et al (4862077) in view of Fukuzumi et al (6548844).

Regarding claim 6, Horel et al disclose [see Fig. 2A] a probe card (probe card 30) for testing a semiconductor chip [not shown but see col. 1, lines 16-24], comprising: a capacitor (electronic component E4) embedded resin insulation layer (adapter ring 33) constituting said build-up interconnection layer (31) in electrical connection with one of said probes (61-63) via said multilayer interconnection structure (31a and 31b). However, they do not disclose the feature of the capacitor as claimed. Fukuzumi et al disclose [Fig. 1] a capacitor structure 1 includes a dielectric film (capacitor dielectric film 3) of a complex oxide containing at least one metal element selected from the group consisting of Sr, Ba, Pb, Zr, Mg and Nb [see col. 5, lines 25-38]. Further, Fukuzumi et al teach that the addition of features of the capacitor is advantageous because it suppresses the deterioration of the data retaining characteristic that is originated from when annealing is performed in an atmosphere containing a reduce agent. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Horel et al by adding the features of the capacitor as taught by Fukuzumi et al in order to suppress the deterioration of the data retaining characteristic that is originated from when annealing is performed in an atmosphere containing a reduce agent.

Regarding claim 7, Horel et al disclose [see Fig. 2A] a probe card (probe card 30) for testing a semiconductor chip [not shown but see col. 1, lines 16-24], comprising: a capacitor (electronic component E4) embedded resin insulation layer (adapter ring 33) constituting said build-up interconnection layer (31) in electrical connection with one of said probes (61-63) via said multilayer interconnection structure (31a and 31b). However, they do not disclose the feature of the capacitor as claimed. Fukuzumi et al disclose [Fig. 1] a capacitor structure 1 includes an upper (common electrode 4) and lower (dispersion electrode 2) electrodes sandwiching a dielectric film (capacitor dielectric film 3), said upper (4) and lower (2) electrodes containing at least one metal element or a metal oxide selected from the group consisting of Pt, Au, Cu, Pb, Ru, a Ru oxide, Ir, an Ir oxide, and Cr [see col. 5, lines 43-45 and col. 6, lines 8-25]. Further, Fukuzumi et al teach that the addition of features of the capacitor is advantageous because it suppresses the deterioration of the data retaining characteristic that is originated from when annealing is performed in an atmosphere containing a reduce agent. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Horel et al by adding the features of the capacitor as taught by Fukuzumi et al in order to suppress the deterioration of the data retaining characteristic that is originated from when annealing is performed in an atmosphere containing a reduce agent.

### *Conclusion*

13. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Dampier et al (4928061), Pasiecznik, Jr. (5313157), Sano (5748006), Miley (5917330), Takatani et al (6800889) disclose a method and apparatus for probe card structure.

Art Unit: 2829

Hirayama (5023750) and Wakamiya et al (5047817) disclose different features of a capacitor for a semiconductor device.

14. Claims 10-11 are allowed over the prior art.

15. The following is a statement of reasons for the indication of allowable subject matter:  
regarding claim 10, the primary reason for the allowance of the claim is due to the specific limitation of a test method of a semiconductor device comprising the step of before contacting said probe card to said semiconductor chip, of setting an impedance between said probe and said capacitor to be substantially equal to an impedance of a semiconductor package including therein said semiconductor chip and a capacitor, for a part between said semiconductor chip and said capacitor. Since claim 11 depends from claim 10, it is also have allowable subject matter.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (571) 272-1960. The examiner can normally be reached on M-F (9:00-4:30 EST) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nestor Ramirez can be reached on (517) 272-2034. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2829

*Jermele M. Hollington*  
Jermele M. Hollington  
Patent Examiner  
Art Unit 2829

JMH

January 6, 2005